Na}{

Server IP:199.192.16.65

Your IP:216.73.217.137

Web Server:Apache

System:Linux server1.csender.net 4.18.0-553.69.1.el8_10.x86_64 #1 SMP Mon Aug 11 07:22:08 EDT 2025 x86_64 x86_64 x86_64 GNU/Linux

User:csender

PHP Version:8.2.30

Disable Function: NONE

MySQL: OFF

cURL: ON

WGET: ON

Perl: ON

Python: OFF

Sudo: ON

Pkexec: ON

File Content: `debugreg.h`

/* SPDX-License-Identifier: GPL-2.0 WITH Linux-syscall-note */
#ifndef _ASM_X86_DEBUGREG_H
#define _ASM_X86_DEBUGREG_H


/* Indicate the register numbers for a number of the specific
   debug registers.  Registers 0-3 contain the addresses we wish to trap on */
#define DR_FIRSTADDR 0        /* u_debugreg[DR_FIRSTADDR] */
#define DR_LASTADDR 3         /* u_debugreg[DR_LASTADDR]  */

#define DR_STATUS 6           /* u_debugreg[DR_STATUS]     */
#define DR_CONTROL 7          /* u_debugreg[DR_CONTROL] */

/* Define a few things for the status register.  We can use this to determine
   which debugging register was responsible for the trap.  The other bits
   are either reserved or not of interest to us. */

/* Define reserved bits in DR6 which are always set to 1 */
#define DR6_RESERVED	(0xFFFF0FF0)

#define DR_TRAP0	(0x1)		/* db0 */
#define DR_TRAP1	(0x2)		/* db1 */
#define DR_TRAP2	(0x4)		/* db2 */
#define DR_TRAP3	(0x8)		/* db3 */
#define DR_TRAP_BITS	(DR_TRAP0|DR_TRAP1|DR_TRAP2|DR_TRAP3)

#define DR_BUS_LOCK	(0x800)		/* bus_lock */
#define DR_STEP		(0x4000)	/* single-step */
#define DR_SWITCH	(0x8000)	/* task switch */

/* Now define a bunch of things for manipulating the control register.
   The top two bytes of the control register consist of 4 fields of 4
   bits - each field corresponds to one of the four debug registers,
   and indicates what types of access we trap on, and how large the data
   field is that we are looking at */

#define DR_CONTROL_SHIFT 16 /* Skip this many bits in ctl register */
#define DR_CONTROL_SIZE 4   /* 4 control bits per register */

#define DR_RW_EXECUTE (0x0)   /* Settings for the access types to trap on */
#define DR_RW_WRITE (0x1)
#define DR_RW_READ (0x3)

#define DR_LEN_1 (0x0) /* Settings for data length to trap on */
#define DR_LEN_2 (0x4)
#define DR_LEN_4 (0xC)
#define DR_LEN_8 (0x8)

/* The low byte to the control register determine which registers are
   enabled.  There are 4 fields of two bits.  One bit is "local", meaning
   that the processor will reset the bit after a task switch and the other
   is global meaning that we have to explicitly reset the bit.  With linux,
   you can use either one, since we explicitly zero the register when we enter
   kernel mode. */

#define DR_LOCAL_ENABLE_SHIFT 0    /* Extra shift to the local enable bit */
#define DR_GLOBAL_ENABLE_SHIFT 1   /* Extra shift to the global enable bit */
#define DR_LOCAL_ENABLE (0x1)      /* Local enable for reg 0 */
#define DR_GLOBAL_ENABLE (0x2)     /* Global enable for reg 0 */
#define DR_ENABLE_SIZE 2           /* 2 enable bits per register */

#define DR_LOCAL_ENABLE_MASK (0x55)  /* Set  local bits for all 4 regs */
#define DR_GLOBAL_ENABLE_MASK (0xAA) /* Set global bits for all 4 regs */

/* The second byte to the control register has a few special things.
   We can slow the instruction pipeline for instructions coming via the
   gdt or the ldt if we want to.  I am not sure why this is an advantage */

#ifdef __i386__
#define DR_CONTROL_RESERVED (0xFC00) /* Reserved by Intel */
#else
#define DR_CONTROL_RESERVED (0xFFFFFFFF0000FC00UL) /* Reserved */
#endif

#define DR_LOCAL_SLOWDOWN (0x100)   /* Local slow the pipeline */
#define DR_GLOBAL_SLOWDOWN (0x200)  /* Global slow the pipeline */

/*
 * HW breakpoint additions
 */

#endif /* _ASM_X86_DEBUGREG_H */

Name	Size	Permission
a.out.h	756bytes	0644
amd_hsmp.h	8892bytes	0644
auxvec.h	618bytes	0644
bitsperlong.h	321bytes	0644
boot.h	323bytes	0644
bootparam.h	7759bytes	0644
bpf_perf_event.h	40bytes	0644
byteorder.h	176bytes	0644
debugreg.h	3329bytes	0644
e820.h	2579bytes	0644
errno.h	31bytes	0644
fcntl.h	31bytes	0644
hw_breakpoint.h	69bytes	0644
hwcap2.h	270bytes	0644
ioctl.h	31bytes	0644
ioctls.h	32bytes	0644
ipcbuf.h	32bytes	0644
ist.h	854bytes	0644
kvm.h	11719bytes	0644
kvm_para.h	4340bytes	0644
kvm_perf.h	388bytes	0644
ldt.h	1306bytes	0644
mce.h	1688bytes	0644
mman.h	1002bytes	0644
msgbuf.h	1053bytes	0644
msr.h	346bytes	0644
mtrr.h	4225bytes	0644
param.h	31bytes	0644
perf_regs.h	1403bytes	0644
poll.h	30bytes	0644
posix_types.h	224bytes	0644
posix_types_32.h	765bytes	0644
posix_types_64.h	609bytes	0644
posix_types_x32.h	581bytes	0644
prctl.h	618bytes	0644
processor-flags.h	6623bytes	0644
ptrace-abi.h	2037bytes	0644
ptrace.h	1495bytes	0644
resource.h	34bytes	0644
sembuf.h	1045bytes	0644
setup.h	6bytes	0644
sgx.h	8342bytes	0644
shmbuf.h	1258bytes	0644
sigcontext.h	9724bytes	0644
sigcontext32.h	247bytes	0644
siginfo.h	422bytes	0644
signal.h	2901bytes	0644
socket.h	32bytes	0644
sockios.h	33bytes	0644
stat.h	3131bytes	0644
statfs.h	416bytes	0644
svm.h	9773bytes	0644
swab.h	724bytes	0644
termbits.h	34bytes	0644
termios.h	33bytes	0644
types.h	152bytes	0644
ucontext.h	2117bytes	0644
unistd.h	359bytes	0644
unistd_32.h	11131bytes	0644
unistd_64.h	9316bytes	0644
unistd_x32.h	16419bytes	0644
vm86.h	3118bytes	0644
vmx.h	7368bytes	0644
vsyscall.h	263bytes	0644

Command Bosku:

File Content: debugreg.h

File Content: `debugreg.h`